PCI 16x50 UART Controller, O2 Enablement (#39)

[lunaix-os.git] / lunaix-os / hal / LConfig

include("char")
include("bus")
include("ahci")

@Collection
def hal():
    """ Lunaix hardware asbtraction layer """

    pass