fix: incorrect settings of msi registers.
authorMinep <zelong56@gmail.com>
Tue, 9 Aug 2022 14:25:19 +0000 (15:25 +0100)
committerMinep <zelong56@gmail.com>
Tue, 9 Aug 2022 14:25:19 +0000 (15:25 +0100)
fix: enable correct hba interrupt for indicating end of transfer.


No differences found